

Method of operating a DC/DC up/down converter

5

The invention relates to DC/DC converters with various outputs, which converters are up converters as well as down converters and are called up/down converters here. DC/DC up/down converters generate output voltages which are situated above, below or on the level of the input voltage.

10 Converters are known from practice which are both up and down converters, but which require a multiplicity of transistors or switches of different types and are therefore relatively expensive. Also known are down converters and up converters with various outputs which, however, cannot simultaneously provide a high and a low output voltage.

15 A buck converter (down converter) and a boost converter (up converter) are in essence different by the arrangement of the storage means for the inductive energy, for example, a coil or reactor (in the following only referred to as coil). With the buck converter the main switching means is arranged between one pole of the DC voltage source that generates the input voltage and the coil, whereas with the
20 boost converter the coil is directly connected to the one pole of the DC voltage source that generates the input voltage and the main switching means between the other end of the coil and the other pole of the DC voltage source. With respect to the application, the difference lies in the height of the main voltage having the highest load. With the buck converter the main voltage having a high load is lower than the input voltage, whereas
25 with the boost converter the main voltage having a high load is higher than the input voltage.

US2002/0113580 A1 discloses a DC/DC up/down converter which comprises inductive energy storage means, switching means and control means. These control means are arranged for operatively controlling the switching means so
30 that electrical energy is transferred to a first output of the DC/DC converter in a down-conversion mode (buck conversion) and electrical energy is transferred from the first

output to a second output of the DC/DC converter in an up-conversion mode (boost mode). This arrangement is disadvantageous in that a load which is to be transferred to the second output, is to pass the inductive energy storage means twice and in this manner high losses are to be taken in their stride. In addition, the output capacitor of the 5 first output is to buffer the load, which leads to an increased output voltage ripple of the first output.

Furthermore, this converter has exactly two outputs, a first one with a voltage below the input voltage and a second one with a voltage above the input voltage. In order to realize this up/down converter, only three switching means are 10 necessary. For many electronic appliances, however, more than two supply voltages are needed. The converter disclosed in US 2002/0113580 A1 is not sufficient for such appliances.

US patent 6,437,545 B2 discloses a control diagram for an up/down counter in Fig. 6 having a plurality of outputs. This DC/DC converter 15 comprises inductive energy storage means, switching means and control means, said control means being arranged for selectively controlling the switching means so that electrical energy is transferred to an output. The control means are arranged for controlling the various outputs in that they render a number of individual switching cycles available for each output and also provide a main output among said plurality of 20 outputs, which main output requires the most energy. This controller provides a switching sequence of different switching cycles in which each switching cycle starts with a phase Φ_1 at which all the switches that are assigned to one of the outputs are open and the main switch, which is connected in series with the coil between the plus pole and the minus pole of the input voltage, is closed. During the phase Φ_1 , energy is 25 up-converted in the coil, because no further consumer is included in the current circuit. Further to the current up-conversion there is a phase in which one of the switches, which are assigned to one output each, is closed, so that the energy is down-converted again in the coil. When the current flowing through the coil has again reached the value it had at the beginning of the up-conversion phase and thus a balance is re-established, 30 again a current up-conversion phase Φ_1 begins with a subsequent current down-conversion over exactly one load branch. A switching sequence thus comprises a plurality of consecutive switching cycles, so that a down-conversion phase follows an

up-conversion phase. The up/down converter described there and shown in its Fig. 6 is arranged for only two outputs and has one switching means each (S4, S5) for the two outputs and also a main switching means (S1), a freewheeling switching means (S2) and a further switching means (S3), which is arranged between the coil output facing the converter outputs and the pole not connected to the main switching means, which pole is assigned to the DC voltage source which generates the input voltage, and which further switching means (S3) is open in the buck mode, but is necessary for the boost mode. In this way, in addition to the switching means controlling the current distribution over the various output branches (D2, S4, S5), a total of 3 switching means (D1, S4, S3) are necessary.

It is an object of the invention to provide a most cost-effective method of operating a DC/DC up/down converter which has at least two outputs. One of the two outputs can be higher than the input voltage and, simultaneously, one can be lower than the input voltage.

Methods according to the invention are provided both for up/down converters which are structured based on a buck converter and for those based on a boost converter.

The object is achieved by a method defined in claim 1 which relates to what is called buck converter. With the method according to the invention, and with a buck converter, the energy stored in the coil in the course of a switching cycle is also used for supplying an output voltage that exceeds the input voltage. In this context a switching cycle is understood to mean a sequence of switching phases which, in turn, correspond to defined states of the switching means. A switching cycle in principle comprises an up-conversion phase and a subsequent down-conversion phase of the respective coil current, which current flows through the inductive energy storage means. The up-conversion phase and/or the down-conversion phase are then subdivided into two or more phases. One phase stands for a certain combination of the states of all the switching means. The invention is then based on the recognition that by a suitable distribution of the load of the inductive storage means over all outputs, the further switching means and its control of the US 6,437,545 B2 forming the state of the art may be dispensed with and in this way the circuit arrangement can be realized more cost-effectively.

The method defined in claim 1 can be expanded for further outputs in an extremely simple way. As an alternative, the switching cycle is subdivided into a further switching phase, which relates to this additional output or an existing switching phase can alternately be used for consecutive switching cycles for 5 one or the other output, so that as it were two outputs are operated in a toggling fashion.

The control means preferably generates switching phases for each switching means, which phases are structured so that the down-conversion phase of the coil current has at least two switching phases. With exactly two switching phases during the down-conversion phase this means that the corresponding DC/DC up/down 10 converter has exactly two outputs and all (both) outputs consecutively receive a load during a switching cycle. Exactly two outputs in this case is understood to mean one output with a low voltage and one output with a high voltage compared to the input voltage, respectively.

With three switching phases during the down-conversion phase 15 this means that the corresponding DC/DC up/down converter has three outputs and all (three) outputs consecutively receive a load during a switching cycle.

In accordance with one embodiment a switching cycle has exactly all switching phases once.

The object is also achieved by means of a method defined in 20 claim 4, which relates to what is called boost converter. In this method according to the invention, during the storing of energy in the coil there is also a phase in which an output voltage is produced which is below the input voltage level. The up-conversion phase and/or the down-conversion phase of the coil current is then subdivided into two or more phases. A phase stands for a certain combination of the states of all the 25 switching means. The method according to the invention makes it possible to save on the switching means S1 and S2 referred to in the state-of-the-art Fig. 6 of US 6,437,545 B2. In this way the circuit arrangement can be realized more cost-effectively.

The control means preferably generates switching phases for each switching means, which switching phases are built-up so that the up-conversion 30 phase of the coil current has at least two switching phases. In at least one of these switching phases an output that has a lower voltage than the input voltage receives a

load. In the current down-conversion phase(s) the output(s) whose voltages exceed the input voltage are provided.

The method defined in claim 4 can be expanded for a further output in a particularly simple manner. For this purpose,

- 5 - the switching cycle is alternatively subdivided into a further switching phase which relates to this additional output, or
- a switching phase is alternately used for consecutive switching cycles for one or the other output, so that a quasi-toggling operation of two outputs is the result.

10 Implementing this method a number of times may create the possibility of adding any number of outputs.

In accordance with one embodiment, one switching cycle includes all the switching phases exactly once.

15 The switching means may be MOSFETs (Metal-Oxide Semiconductor Field-Effect Transistors), IGBTs (Insulated Gate Bipolar Transistors), GTOs (Gate Turn-Off switches), bipolar transistors or any other transistors or switches. They are preferably MOSFETs, because then the up/down counter according to the invention can be realized in a particularly simple manner.

20 The DC/DC converter according to the invention is suitable for use in electronic appliances in which consumers are to be supplied with different voltages for example, in mobile radio telephones, PDAs (Personal Digital Assistants) or MP3 players.

These and other aspects of the invention are apparent from and will be elucidated with reference to the embodiments described hereinafter.

25 In the drawings:

Fig. 1 shows a diagrammatic circuit arrangement for a buck converter;

Fig. 2 is a diagram relating to the coil current in accordance with a first variant of a circuit diagram for a buck converter;

30 Fig. 3 is a diagram relating to the coil current in accordance with a second variant of a circuit diagram for a buck converter;

Fig. 4 shows a diagrammatic circuit arrangement for a boost converter;

Fig. 5 is a diagram relating to the coil current in accordance with a first variant of a circuit diagram for the boost converter and

5 Fig. 6 is a diagram relating to the coil current in accordance with a second variant of a circuit diagram for a boost converter.

Fig. 1 shows a diagrammatic circuit arrangement for an up/down counter based on a buck converter. A switching means T_1 , which is arranged between a plus pole of the DC voltage source generating an input voltage U_{in} and a coil 10 L_1 used as an energy storage means, is used as a main switch which either switches the input voltage on or off. A first diode D_1 is arranged parallel to the switching means T_1 , so that the anode of the first diode D_1 is aligned to the coil L_1 and can discharge when the switching means T_1 is open, if the potential at X_1 of the coil L_1 is higher than that of U_{in} . The up/down counter shown in this example and having a plurality of outputs has 15 three outputs A, B and C, the main voltage being the voltage U_A that is lower than the input voltage U_{in} and has the largest load in the switching circuit. A coil current I_{L1} is supplied to this branch of the switching circuit via a switching means T_3 . A voltage U_B , which exceeds the input voltage U_{in} , is available at an additional output. This branch of the switching circuit need not comprise a controllable switching means, but as the case 20 may be, a diode D_3 , which is connected in series to the output U_B , will be sufficient. The branch relating to the load C only represents, for example, a possibility of extending the up/down counter according to the invention. The height of the voltage U_C present on this output or the load C to be provided is not further defined here because, ultimately, it is a matter of balance of all the loads concerned. A controller monitors the 25 output voltages U_A , U_B , U_C and controls the switching means T_1 , T_2 , T_3 , T_4 in accordance with the requirements.

The coil L_1 picks up F_2 at the end X_1 assigned to the input voltage between the main switching means T_1 and the freewheeling switching means D_2 . The average voltage at X_1 is set by the duty cycle of the main switching means T_1 .

30 The switch T_2 is optional. For the function of the converter it is essential for the coil current I_{L1} to be able to flow in the lower branch via the second diode D_2 to the coil L_1 when the main switching means T_1 is open. The diode D_2 is

connected with its anode to one of the poles, here the minus pole, of the DC voltage source which generates the input voltage U_{in} and with its cathode aligned to the switch-directed end of the coil L_1 . Since it is also possible for losses to occur at the diode D_2 in forward conduction, in parallel thereto a switching means T_2 may be arranged to reduce 5 the forward losses.

Fig. 2 is a diagram which relates to the coil current I_{L1} in accordance with a first variant according to the invention of a circuit diagram for a Buck converter. In the first circuit diagram a switching cycle SZ_1 comprises an up-conversion phase of the coil current I_{L1} and a consecutive multiphase (here bi-phase) 10 down-conversion phase. The balance line GL indicates that with a suitable duty cycle of the main switching means T_1 the coil current I_{L1} at the beginning and at the end of the switching cycle SZ_1 has the same value. If the load of the outputs with a high output voltage increases too much, no balance can be set and the balance line is abandoned. The switching cycle SZ_1 represented here comprises a plurality of phases Φ_1 , Φ_2 , and 15 Φ_3 which correspond to the following states of the switching means T_1 , T_2 , T_3 and T_4 :

Φ_1 : T_1 and T_3 are closed, T_4 is open. The optional switching means T_2 is open. The coil current I_{L1} increases and simultaneously supplies power to output A.

Φ_2 : T_1 is open, T_3 and the optional switching means T_2 is 20 closed. Part of the energy stored in the coil L_1 is transferred to the output A while the coil current I_{L1} diminishes.

Φ_3 : T_3 is open, the optional switching means T_2 is closed. The coil current I_{L1} now drops faster and flows through the branch having the output B via the diode D_3 for a period of time until its output value has again been reached.

25 During a switching cycle the at least two available outputs A, B are consecutively supplied with power.

Fig. 3 is a diagram which relates to the coil current I_{L1} in accordance with a second variant according to the invention of a circuit diagram for a Buck converter. The second circuit diagram is a second switching cycle SZ_2 which 30 comprises an up-conversion phase of the first coil current I_{L1} and a consecutive multiphase (here bi-phase) down-conversion phase where different switching states form the basis during the down-conversion phase, that is to say, here the output is

changed over while the main switching means T_1 is first kept closed before it is opened in the next switching phase. Here too, the balance line GL is entered, which refers to the adaptation of the duty cycle of the main switching means T_1 to the loads. In addition, the converter can only operate in accordance with requirements if the loads

5 have certain marginal requirements. The switching cycle SZ_2 represented here comprises a plurality of phases Φ_4 , Φ_5 and Φ_6 which correspond to the following states of the switching means T_1 , T_2 , T_3 and T_4 .

10 Φ_4 : T_1 and T_3 are closed and T_4 is open. The optional switching means T_2 is open. During the up-conversion phase of the coil current I_{L1} , also an output having a relatively low output voltage, here output A, is served.

15 Φ_5 : T_1 is closed and T_3 and T_4 are open. The optional switching means T_2 is open. Although the main switching means T_1 is still closed and thus the circuit arrangement is further supplied with the supply voltage U_{in} , there is already a current down-conversion phase, because the load branch is supplied with an output voltage that exceeds the input voltage ($U_B > U_{in}$). The current then diminishes relatively slowly.

20 Φ_6 : T_1 , T_{34} and T_4 are open. The optional switching means T_2 is closed. In the second part of the current down-conversion phase the curve declines steeply, because the output voltage U_B is produced only by the energy stored in the coil L_1 . The electric circuit now comprises the coil L_1 , the diode D_3 in the load branch B, the parallel circuit of a smoothing capacitor and an output resistor representing the load A, and the diode D_2 and optionally the switching means T_2 .

25 In conclusion, the switching cycle SZ_1 or SZ_2 of a buck converter comprises according to the invention an up-conversion phase Φ_1 or Φ_4 respectively, and at least two consecutive current down-conversion phases Φ_2 and Φ_3 or Φ_5 and Φ_6 , respectively. The diagrams shown in Fig. 2 and Fig. 3 relate to the current up-conversion phases and the current down-conversion phases of an up/down counter which is based on a buck converter and has a main output voltage U_A , which is lower than the input voltage U_{in} and whose at least one secondary voltage U_B exceeds the 30 input voltage U_{in} . As against the state of the art, the current down-conversion according to the invention is not only caused by switching-off the main switching means T_1 , but

also by supplying a high output voltage. This is achieved in that for each switching cycle SZ₁ or SZ₂ respectively, a plurality of outputs involved A, B, possibly also C, are operated. The load branch C indicates that according to this diagram also further outputs can be formed, with output voltages (here U_C) lying above or below the input voltage U_{in}, whereas, however, the condition holds that at the end of a switching cycle SZ₁ or SZ₂ respectively, the balance GL must be reached. However, a switching cycle 5 may also have a plurality of ON and OFF-phases of T₁ and D₂.

Fig. 4 shows a diagrammatic circuit arrangement for an up/down counter based on a boost converter. A switching means T₅, which is connected 10 between a minus pole of the DC voltage source which generates an input voltage U_{in} and a coil L₂ used as an energy storage means, is used as a main switch. The up/down counter shown in this example and having a plurality of outputs has three outputs D, E, and F, the main output having the voltage U_E, which exceeds the input voltage U_{in}. This main output has a high load. A coil current I_{L2} is produced across the diode D₄ in the 15 load branch E as long as the potential Y₂ on the side of the coil L₂ turned towards the diode D₄ is higher than the output voltage U_E. There is a secondary voltage available on at least one additional output, here branch D, which is lower than the input voltage U_{in}. In this example of embodiment a further output branch is shown having a secondary 20 voltage U_F which exceeds the input voltage U_{in} only in an exemplary fashion. This further secondary voltage U_F could also be lower. A controller monitors the output voltages U_D, U_E and U_F and controls the switching means T₅, T₆ and T₇ in accordance with the requirements. It is essential for the invention that already during the up-conversion phase of the coil current I_{L2} the secondary output D is supplied with power.

Fig. 5 is a diagram which relates to the coil current I_{L2} in 25 accordance with the first variant according to the invention of a circuit diagram for a buck converter. For the first circuit diagram there is a switching cycle SZ₃ consisting of a bi-phase up-conversion phase of the coil current I_{L2} and at least one consecutive down-conversion phase. The balance line GL indicates that in a state of balance, a correct adaptation of the duty cycle of the main switching means T₅ to the loads is 30 achieved. In addition, the operation of the converter according to destination is only possible if the loads have certain marginal requirements. The switching cycle SZ₃

represented here comprises a plurality of phases Φ_7 , Φ_8 and Φ_9 which correspond to the following states of the switching means T_5 , T_6 and T_7 :

Φ_7 : T_5 is closed and T_6 and T_7 are open. The coil current I_{L2} increases.

5 Φ_8 : T_6 is closed and T_5 and T_7 are open. The coil current I_{L2} increases further, but leveled off compared to the first phase Φ_7 , because a consumer was added, that is, a secondary voltage with a low output voltage, here the load branch D with $U_D < U_{in}$.

10 Φ_9 : T_5 , T_6 and T_7 are open. The load branch E is supplied with the energy of the inductive storage means L_2 via the diode D_4 .

Fig. 6 is a diagram relating to the coil current I_{L2} in accordance with a second variant of a circuit diagram according to the invention for a boost converter. This example shows the biphasic up-conversion phase and the likewise biphasic down-conversion phase of the current for a DC/DC converter which has three 15 outputs D, E and F. The current up-conversion phase comprises the phases Φ_{10} and Φ_{11} , the current down-conversion phase comprises the two phases Φ_{12} and Φ_{13} . In this example of embodiment each one of the outputs is driven during a switching cycle SZ_4 .

Φ_{10} : T_5 is closed, T_6 and T_7 are open. Energy is stored in the coil L_2 .

20 Φ_{11} : T_5 and T_7 are open, T_6 is closed. The branch D is operated so that the rise of the coil current I_{L2} has a less steep further pattern.

Φ_{12} : T_5 , T_6 and T_7 are open, so that the output voltage U_E is generated in the branch E via the diode D_4 , which output voltage U_E is the main voltage in this boost converter and exceeds the input voltage U_{in} .

25 Φ_{13} : T_5 and T_6 are open, T_7 is closed. Part of the energy stored in the coil L_2 is transferred to the output U_F .

For the diagrams in the Figures 2, 3, 5 and 6 it holds that the shaded surfaces below the line I_{L1} and I_{L2} respectively, represent the current consumption of the respective outputs A, B, C, D, E and F. The circuit diagram shows 30 both the order in which the outputs are served and the respective duration. The same result can also be achieved with a different order in a switching cycle SZ_i , when the durations of the phases Φ_1 and Φ_2, \dots, Φ_{13} are adjusted accordingly, so that the sizes of

the surfaces remain the same. The controller controls the defined load distribution in that the switching means are set accordingly.

The switching phases and switching cycles shown in the Figures 2, 3, 5 and 6 are only examples. When the method according to the invention is used for 5 a DC/DC up-down counter which has more outputs than represented here, it is varied in this respect that, alternatively,

- a switching cycle is subdivided into a number of switching phases while the balance line GL is taken into account and/or
- differently structured switching cycles are alternating contrary to the 10 respectively shown individual switching cycle which controls all the available outputs.

The control of the respective main switching means T_1 for the buck converter in Fig. 1 or T_5 for the boost converter in Fig. 3 respectively, and also of the freewheeling switching means T_2 can, with respect to the frequency, be performed 15 irrespective of the control of the output switching means T_3 , T_4 , T_6 and T_7 . In this case the behavior can no longer be represented by means of switching phases.

The switching means D_3 and D_4 may optionally also be replaced by other semiconductor switches (synchronous rectification).

All the voltage sources shown and discussed may also be replaced by voltage sources having reversed polarity when in that case all the diodes are reversed. In general a lower voltage is mentioned when the voltage is closer to zero.